

THAT WHICH IS CLAIMED IS:

1. A transistor comprising a source contact, a drain contact and a gate contact and a channel region between the source and drain contacts at least a portion of which comprises a hybrid layer comprising semiconductor material.
2. The transistor of Claim 1, wherein the transistor comprises a current aperture transistor.
3. The transistor of Claim 2, wherein the hybrid layer comprising semiconductor material comprises a Group III-nitride semiconductor material.
4. The transistor of Claim 2, wherein the hybrid layer comprising semiconductor material comprises a region comprising p-type or insulating semiconductor material and a lateral region comprising n-type semiconductor material.
5. The transistor of Claim 2, wherein a portion of the channel region through the current aperture comprises a vertical portion and a horizontal portion.
6. The transistor of Claim 1, wherein the hybrid layer comprises a pendeo-epitaxial layer having a higher doping level in laterally grown portions of the pendeo-epitaxial layer.
7. The transistor of Claim 1, wherein the hybrid layer comprises a epitaxial laterally overgrown layer having a higher doping level in the laterally grown portions of the epitaxial laterally overgrown layer.
8. The transistor of Claim 1, further comprising:
 - a first n-type nitride-based layer on a substrate, the first n-type nitride-based layer having a first surface opposite the substrate and having an aperture having a sidewall;
 - a nitride-based layer on the first n-type nitride-based layer and extending onto the sidewall of the aperture, where a portion of the nitride-based layer on the sidewall

of the aperture is n-type and a portion of the nitride-based layer on the first surface of the first n-type nitride-based layer is p-type and/or insulating;

an unintentionally doped nitride-based layer on the nitride based layer and extending to substantially fill the aperture, the unintentionally doped nitride-based layer having a portion of n-type nitride-based semiconductor material on the n-type portion of the nitride-based layer;

first and second layers of nitride-based semiconductor material on the unintentionally doped nitride-based layer and configured to provide a two-dimensional electron gas (2DEG) in a region of an interface between the first and second semiconductor material layers; and

wherein the source contact and the gate contact are provided on the second layer comprising nitride-based semiconductor material and the drain contact is electrically connected to the first n-type nitride-based layer.

9. The transistor of Claim 8, wherein the substrate has a trench formed therein and wherein the first n-type nitride-based layer, the nitride based layer and the unintentionally doped nitride-based layer are cantilevered over the trench.

10. The transistor of Claim 9, further comprising a second n-type nitride-based layer disposed between the first n-type nitride-based layer and the substrate, wherein the second n-type nitride based layer extends onto sidewalls and a floor of the trench.

11. The transistor of Claim 8, further comprising a mask region on the substrate and wherein the first n-type nitride-based layer, the nitride based layer and the unintentionally doped nitride-based layer extend onto the mask region.

12. The transistor of Claim 11, further comprising a second n-type nitride-based layer disposed between the substrate and the first n-type nitride based layer and wherein the mask region is on the second n-type nitride-based layer.

13. The transistor of Claim 12, further comprising a third n-type nitride-based layer between the second nitride-based layer and the substrate.

14. The transistor of Claim 8, wherein the substrate comprises a silicon carbide substrate and wherein the drain contact is provided on the substrate opposite the first n-type nitride-based layer.

15. The transistor of Claim 8, wherein the substrate comprises a gallium nitride substrate.

16. The transistor of Claim 8, further comprising an insulating layer between the gate contact and the second layer.

17. The transistor of Claim 8, wherein the first n-type nitride-based layer comprises a GaN based layer, the nitride-based layer on the second n-type nitride-based layer comprises a GaN based layer, the unintentionally doped nitride-based layer comprises a GaN based layer, the first layer comprises an unintentionally doped GaN based layer and the second layer comprises an AlGaN and/or InAlN based layer.

18. A transistor comprising:

- a substrate having a trench therein;
- a first pendeo-epitaxial layer comprising semiconductor material of the substrate and having spaced apart cantilevered portions that extend over the trench;
- a second pendeo-epitaxial layer comprising semiconductor material of a second conductivity type and/or insulating on the first pendeo-epitaxial layer comprising semiconductor material and that includes spaced apart portions that extend from end surfaces of the cantilevered portions of the first pendeo-epitaxial layer that are the first conductivity type;
- a third pendeo-epitaxial layer comprising unintentionally doped semiconductor material on the second pendeo-epitaxial layer and that includes portions that extend from the spaced apart portions and coalesce and are the first conductivity type;
- a channel layer comprising semiconductor material on the third pendeo-epitaxial layer;
- a barrier layer on the channel layer;
- a source contact on the barrier layer;
- a gate contact on the barrier layer; and

a drain contact electrically connected to the first layer comprising conformal semiconductor material.

19. The transistor of Claim 18, further comprising a first layer comprising conformal semiconductor material of a first conductivity type on the substrate and the trench and disposed between the substrate and the first pendeo-epitaxial layer;

20. The transistor of Claim 18, wherein the first conductivity type is n-type and the second conductivity type is p-type.

21. The transistor of Claim 18, wherein the semiconductor material comprises a nitride-based semiconductor material.

22. The transistor of Claim 21, wherein the substrate comprises silicon carbide.

23. The transistor of Claim 21, wherein the substrate comprises gallium nitride.

24. The transistor of Claim 22, wherein the silicon carbide substrate is the first conductivity type and wherein the drain contact is provided on the silicon carbide substrate.

25. The transistor of Claim 21, wherein the nitride-based semiconductor material comprises a GaN based semiconductor material.

26. A transistor comprising:
a mask region on a substrate;
a first epitaxial laterally overgrown layer comprising semiconductor material of a first conductivity type on the substrate and at least a portion of the mask region;
a second epitaxial laterally overgrown layer comprising semiconductor material of a second conductivity type and/or insulating on the first epitaxial laterally overgrown layer comprising semiconductor material and at least a portion of the mask region and that includes spaced apart portions that extend from end surfaces of the

portions of the first epitaxial laterally overgrown layer on the mask region that are the first conductivity type;

a third epitaxial laterally overgrown layer comprising unintentionally doped semiconductor material on the second epitaxial laterally overgrown layer and that includes portions that extend from the spaced apart portions and coalesce and are the first conductivity type;

a channel layer comprising semiconductor material on the third epitaxial laterally overgrown layer;

a barrier layer on the channel layer;

a source contact on the barrier layer;

a gate contact on the barrier layer; and

a drain contact electrically connected to the first layer comprising semiconductor material.

27. The transistor of Claim 26, further comprising a first layer comprising semiconductor material comprising the first conductivity type on the substrate and wherein the mask region is on the first layer and the first epitaxial laterally overgrown layer is provided on the first layer.

28. The transistor of Claim 26, wherein the first conductivity type is n-type and the second conductivity type is p-type.

29. The transistor of Claim 26, wherein the semiconductor material comprises a nitride-based semiconductor material.

30. The transistor of Claim 29, wherein the substrate comprises gallium nitride.

31. The transistor of Claim 29, wherein the substrate comprises silicon carbide.

32. The transistor of Claim 31, wherein the silicon carbide substrate is the first conductivity type and wherein the drain contact is provided on the silicon carbide substrate.

33. The transistor of Claim 29, wherein the nitride-based semiconductor material comprises a GaN based semiconductor material.

34. A current aperture transistor comprising:
a first layer comprising semiconductor material of a second conductivity type or insulating on a substrate ;
a channel layer comprising semiconductor material on the second layer;
a barrier layer on the channel layer;
a trench extending through the barrier layer, the channel layer and the first layer, the trench including semiconductor material of a first conductivity type therein;
a gate contact on the barrier layer;
a source contact on the barrier layer and opposite the trench from the gate contact; and
a drain contact electrically connected to the first layer.

35. The transistor of Claim 34, further comprising a second layer comprising semiconductor material of the first conductivity type on the substrate between the substrate and the first layer; and wherein the trench extends to the second layer.

36. The transistor of Claim 34, wherein the first conductivity type is n-type and the second conductivity type is p-type.

37. The transistor of Claim 34, wherein the semiconductor material comprises a nitride-based semiconductor material.

38. The transistor of Claim 37, wherein the substrate comprises gallium nitride.

39. The transistor of Claim 37, wherein the substrate comprises silicon carbide.

40. The transistor of Claim 39, wherein the silicon carbide substrate is the first conductivity type and wherein the drain contact is provided on the silicon carbide substrate.

41. The transistor of Claim 34, wherein the nitride-based semiconductor material comprises a GaN based semiconductor material.

42. The transistor of Claim 34, further comprising an insulating layer between the gate contact and the barrier layer.

43. The transistor of Claim 34, further comprising contact regions of semiconductor material of the first conductivity type between the source contact and the barrier layer.

44. The transistor of Claim 35, wherein the trench extends into the first layer.

45. The transistor of Claim 35, further comprising a third layer comprising semiconductor material of the first conductivity type disposed between the substrate and the second layer comprising semiconductor material.

46. A method of fabricating a transistor comprising:
forming a channel region at least a portion of which comprises a hybrid layer comprising semiconductor material; and
forming a source contact, a drain contact and a gate contact, wherein the channel region is between the source and drain contacts.

47. The method of Claim 46, wherein the hybrid layer comprising semiconductor material comprises a Group III-nitride semiconductor material.

48. The method of Claim 46, wherein forming a channel region at least a portion of which comprises a hybrid layer comprising semiconductor material comprises forming a hybrid layer comprising a region comprising p-type or insulating semiconductor material and a region comprising n-type semiconductor material.

49. The method of Claim 46, wherein a portion of the channel region through the current aperture comprises a vertical portion and a horizontal portion.

50. The method of Claim 46, wherein forming a channel region between the source and drain contacts at least a portion of which comprises a hybrid layer comprising semiconductor material comprises pendeo-epitaxially growing a layer having a higher doping level in the laterally grown portions of the pendeo-epitaxial layer.

51. The method of Claim 46, wherein forming a channel region between the source and drain contacts at least a portion of which comprises a hybrid layer comprising semiconductor material comprises forming a layer using epitaxial lateral overgrowth, the epitaxial laterally overgrown layer having a higher doping level in the laterally grown portions of the epitaxial laterally overgrown layer.

52. The method of Claim 46, wherein forming a channel region at least a portion of which comprises a hybrid layer comprising semiconductor material further comprises:

forming a first n-type nitride-based layer on a substrate, the first n-type nitride-based layer having a first surface opposite the substrate and an aperture having sidewalls;

forming a nitride-based layer on the first n-type nitride-based layer and extending onto the sidewalls of the aperture, where a portion of the nitride-based layer on the sidewalls of the aperture is n-type and a portion of the nitride-based layer on the first surface of the first n-type nitride-based layer is p-type and/or insulating;

forming an unintentionally doped nitride-based layer on the nitride based layer and extending to substantially fill the aperture, the unintentionally doped nitride-based layer having portions of n-type nitride-based semiconductor material on the n-type portions of the nitride-based layer;

forming first and second layers of nitride-based semiconductor material on the unintentionally doped nitride-based layer and configured to provide a two-dimensional electron gas (2DEG) in a region of an interface between the first and second semiconductor material layers; and

wherein the source contact and the gate contact are formed on the second layer comprising nitride-based semiconductor material and the drain contact is electrically connected to the first n-type nitride-based layer.

53. The method of Claim 52, further comprising:

forming a trench in the substrate; and

wherein forming the first n-type nitride-based layer, forming the nitride based layer and forming the unintentionally doped nitride-based layer comprise:

pendeo-epitaxially growing the first n-type nitride-based layer to be cantilevered over the trench;

pendeo-epitaxially growing the nitride-based layer to be cantilevered over the trench; and

pendeo-epitaxially growing the unintentionally doped nitride-based layer to be cantilevered over the trench.

54. The method of Claim 53, further comprising forming a second n-type nitride-based layer on the substrate and extending into the trench and wherein forming a first n-type nitride-based layer on the substrate comprises forming a first n-type nitride-based layer on the second n-type nitride-based layer.

55. The method of Claim 52, further comprising:

forming a mask region on the substrate; and

wherein forming the first n-type nitride-based layer, forming the nitride based layer and forming the unintentionally doped nitride-based layer comprises:

forming the first n-type nitride-based layer utilizing epitaxial lateral overgrowth such that a portion of the first n-type nitride-based layer extends over the mask region;

forming the nitride based layer utilizing epitaxial lateral overgrowth such that a portion of the nitride-based layer extends over the mask region; and

forming the unintentionally doped nitride-based layer utilizing epitaxial lateral overgrowth such that a portion of the unintentionally doped nitride-based layer extends over the mask region.

56. The method of Claim 55, further comprising forming a second n-type nitride-based layer on the substrate, wherein forming a mask region on the substrate comprises forming a mask region on the second n-type nitride-based layer and wherein forming a first n-type nitride-based layer on the substrate comprises forming a first n-type nitride-based layer on the second n-type nitride-based layer.

57. The method of Claim 56, further comprising forming a third n-type nitride-based layer between the second nitride-based layer and the substrate.

58. The method of Claim 52, wherein the substrate comprises a silicon carbide substrate and wherein the drain contact is provided on the substrate.

59. The method of Claim 52, further comprising forming an insulating layer between the gate contact and the second layer.

60. The method of Claim 52, wherein the first n-type nitride-based layer comprises a GaN based layer, the nitride-based layer on the second n-type nitride-based layer comprises a GaN based layer, the unintentionally doped nitride-based layer comprises a GaN based layer, the first layer comprises an unintentionally doped GaN based layer and the second layer comprises an AlGaN and/or InAlN based layer.

61. A method of fabricating a transistor comprising:
forming a trench in a substrate;
forming a first pendeo-epitaxial layer comprising semiconductor material of a first conductivity type by pendeo-epitaxial growth on the substrate and having spaced apart cantilevered portions that extend over the trench;
forming a second pendeo-epitaxial layer comprising semiconductor material of a second conductivity type and/or insulating by pendeo-epitaxial growth on the first pendeo-epitaxial layer comprising semiconductor material and that includes spaced apart portions that extend from end surfaces of the cantilevered portions of the first pendeo-epitaxial layer that are the first conductivity type;
forming a third pendeo-epitaxial layer comprising unintentionally doped semiconductor material by pendeo-epitaxial growth on the second pendeo-epitaxial

layer and that includes portions that extend from the spaced apart portions and coalesce and are the first conductivity type;

forming a channel layer comprising semiconductor material on the third pendeo-epitaxial layer;

forming a barrier layer on the channel layer;

forming a source contact on the barrier layer;

forming a gate contact on the barrier layer; and

forming a drain contact electrically connected to the first conformal layer comprising semiconductor material.

62. The method of Claim 61, further comprising forming a first layer comprising conformal semiconductor material of a first conductivity type on the substrate and the trench and wherein forming a first pendeo-epitaxial layer comprises forming a first pendeo-epitaxial layer on the first layer.

63. The method of Claim 61, wherein the first conductivity type is n-type and the second conductivity type is p-type.

64. The method of Claim 61, wherein the semiconductor material comprises a nitride-based semiconductor material.

65. The method of Claim 64, wherein the substrate comprises gallium nitride.

66. The method of Claim 64, wherein the substrate comprises silicon carbide.

67. The method of Claim 66, wherein the silicon carbide substrate is the first conductivity type and wherein forming the drain contact comprises forming the drain contact on the silicon carbide substrate.

68. The method of Claim 64, wherein the nitride-based semiconductor material comprises a GaN based semiconductor material.

69. A method of fabricating a transistor comprising:

- forming a mask region on a substrate;
- forming a first epitaxial laterally overgrown layer comprising semiconductor material of a first conductivity type by epitaxial lateral overgrowth on the first layer comprising semiconductor material and at least a portion of the mask region;
- forming a second epitaxial laterally overgrown layer comprising semiconductor material of a second conductivity type and/or insulating by epitaxial lateral overgrowth on the first epitaxial laterally overgrown layer comprising semiconductor material and at least a portion of the mask region and that includes spaced apart portions that extend from end surfaces of the portions of the first epitaxial laterally overgrown layer on the mask region that are the first conductivity type;
- forming a third epitaxial laterally overgrown layer comprising unintentionally doped semiconductor material by epitaxial lateral overgrowth on the second epitaxial laterally overgrown layer and that includes portions that extend from the spaced apart portions and coalesce and are the first conductivity type;
- forming a channel layer comprising semiconductor material on the third epitaxial laterally overgrown layer;
- forming a barrier layer on the channel layer;
- forming a source contact on the barrier layer;
- forming a gate contact on the barrier layer; and
- forming a drain contact electrically connected to the first layer comprising semiconductor material.

70. The method of Claim 69, further comprising forming a first layer comprising semiconductor material of a first conductivity type on the substrate, wherein forming a mask region comprises forming a mask region on the first layer and wherein forming a first epitaxial laterally overgrown layer comprises forming a first epitaxial laterally overgrown layer on the first layer.

71. The method of Claim 69, wherein the first conductivity type is n-type and the second conductivity type is p-type.

72. The method of Claim 69, wherein the semiconductor material comprises a nitride-based semiconductor material.

73. The method of Claim 72, wherein the substrate comprises gallium nitride.

74. The method of Claim 72, wherein the substrate comprises silicon carbide.

75. The method of Claim 74, wherein the silicon carbide substrate is the first conductivity type and wherein forming the drain contact comprises forming the drain contact on the silicon carbide substrate.

76. The method of Claim 72, wherein the nitride-based semiconductor material comprises a GaN based semiconductor material.

77. A method of fabricating a current aperture transistor comprising:
forming a first layer comprising semiconductor material of a second conductivity type or insulating on a substrate;
forming a channel layer comprising semiconductor material on the second layer;
forming a barrier layer on the channel layer;
forming a trench extending through the barrier layer, the channel layer and the first layer,
forming a region of semiconductor material of the first conductivity type in the trench;
forming a gate contact on the barrier layer;
forming a source contact on the barrier layer and opposite the trench from the gate contact; and
forming a drain contact electrically connected to the first layer.

78. The method of Claim 77, further comprising forming a second layer comprising semiconductor material of a first conductivity type on a substrate, wherein forming a first layer comprises forming a first layer on the second layer and wherein

forming a trench comprises forming a trench extending through the barrier layer, the channel layer and the first layer and to the second layer.

79. The method of Claim 77, wherein the first conductivity type is n-type and the second conductivity type is p-type.

80. The method of Claim 77, wherein the semiconductor material comprises a nitride-based semiconductor material.

81. The method of Claim 80, wherein the substrate comprises gallium nitride.

82. The method of Claim 80, wherein the substrate comprises silicon carbide.

83. The method of Claim 82, wherein the silicon carbide substrate is the first conductivity type and wherein forming the drain contact comprises forming the drain contact on the silicon carbide substrate.

84. The method of Claim 80, wherein the nitride-based semiconductor material comprises a GaN based semiconductor material.

85. The method of Claim 77, further comprising forming an insulating layer between the gate contact and the barrier layer.

86. The method of Claim 77, further comprising forming contact regions of semiconductor material of the first conductivity type between the source contact and the barrier layer.

87. The method of Claim 78, wherein the trench extends into the second layer.

88. The method of Claim 78, further comprising forming a third layer comprising semiconductor material of the first conductivity type disposed between the substrate and the second layer comprising semiconductor material.